# This Page Is Inserted by IFW Operations and is not a part of the Official Record

## BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

RECEIVED CENTRAL FAX CENTER

OFFICIAI

#### **FAX TRANSMISSION**

DATE:

5/12/2004

TO:

Examiner Thuan Do

COMPANY: USPTO

FROM:

Elena Saqellari

PAGES:

20 (including this page)

Examiner Thuan Do:

For the application S/N 10/076,121, we received a Notice of Allowance mailed on 4/8/2004. Thank you for this Notice of Allowance. However, please note that we submitted two IDS's prior to the Notice of Allowance on 3/24/2004. These IDS's were not made of record. We are including 1449 Forms along with the return receipt postcards from these IDS's in this fax. Please review the references and make them of record by initialing and signing these 1449 Forms. If you have any questions, please call me at the number below.

Regards,

Elena Saqellari

Stattler, Johansen & Adeli LLP P.O. Box 51860 Palo Alto, CA 94303-0728

Phone No. (650) 752-0990 x110 Fax No. (650) 752-0995

Based on PTO/SB/08 a & b (05-03) Approved for use through 05/31/2003. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of

### Please type a plus sign (+) inside this box to +

information unless it contains a valid OMB control number Substitute for form 1449A/PTO Application Number 10/076,121 INFORMATION DISCLOSURE Filing Date 2/12/02 STATEMENT BY APPLICANT First Named Inventor Steven Teig Group Art Unit Do, Thuan (use as many sheets as necessary) **Examiner Name** 2825 Sheet 1 13 Attorney Docket Number SPLX.P0081 U.S. PATENT DOCUMENTS U.S. Patent Document Examiner Date of Number Initials Kind Code Publication Name of Patentee or Applicant No. Pages, Columns, Lines, of Cited Document MM-DD-YYYY Where Relevant Passages or 2002/0100 Relevant Figures Appear 1. **A**1 07-25-2002 Xing et al. 009 2002/0104 2. A1 08-01-2002 061 Xing et al. 2002/0107 3. A1 08-08-2002 Xing et al. 711 2002/0182 4. **A1** 12-05-2002 844 Igarashi et al. 2003/0005 5. A1 01-02-2003 399 Igarashi et al. 2003/0188 6. **A1** 10-02-2003 Xing 281 7. 4,615,011 09-30-1986 Linsker 8. 4,782,193 11-01-1988 Linsker 9 5,633,479 05-27-1997 Hirano 10. 5,634,093 05-27-1997 Ashida et al. 11. 5,635,736 06-03-1997 Funaki et al. 12: 6,128,767 10-03-2000 Chapman 13. 6,219,823 **B**1 04-17-2001 Hama et al. 14. 6,226,560 В1 05-01-2001 Hama et al. 15 6,262,487 **B**1 07-17-2001 Igarashi et al. 16. 6,295,634 **B1** 09-25-2001 Matsumoto 17. 6,436,804 **B**2 08-20-2002 Igarashi et al. 18. 6,490,713 **B2** 12-03-2002 Matsumoto 19. 6,546,540 **B1** 04-08-2003 Igarashi et al. 20. 6,645,842 **B2** 11-11-2003 Igarashi et al.

		<del></del>		_
Examiner				
Signature		Date		
		Considered	•	
2 FVAARUUS	. ——			

Translation is attached.

This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND LEES OR COMPLETED FORMS TO THIS

<sup>\*</sup> EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional). 2 See Kinds Codes of Japanese patent documents, the indication of the year of the reign of the Enjoyer must precede the serial number of the patent document. 4 Kind of document by Translation is attempted.

Translation is attempted.

Based on PTO/SB/08 a & b (05-03) Approved for use through 05/31/2003. QMB 0651-003\* U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

	8	Substitute for for	m 1449.	A/PTO		Application Number	10/076,121
INCORMATION DIGOLOGUES						Filing Date	2/12/02
INFORMATION DISCLOSURE STATEMENT BY APPLICANT  First Named Inventor							Steven Teig
	SIAI	EMEN! D	IAF	PLICANT		Group Art Unit	Do, Thuan
	(us	o as many shee	tș as no	cessary)		Examiner Name	2825
Shee	t	2	0	13		Attorney Docket Number	SPLX.P0081
<del></del>				U.S	. PAT	ENT DOCUMENTS	
· · ·	21.	2001/0003 843	A1	06-14-2001	Scep	anovich et al.	
	22.	2002/0174 413	A1	11-21-2002	Tana	ka	
	23.	2003/0025 205	A1	02-06-2003	Shive	ely	
·	24.	2003/0121 017	A1 ;	06-26-2003	Andre	eev et al.	
	25.	4,673,966	<u> </u>	06-16-1987	<del> </del>	oyama	
	26.	4,700,016		10-13-1987		cock et al.	
	27.	4,855,929	! :	08-08-1989	Naka	jima	
	28.	5,360,948		11-01-1994	Thorr	nberg	
	29.	5,375,069	<u> </u>	12-20-1994	Satol	n et al.	
-	30.	5,532,934		07-02-1996	Rosto	oker	
	31.	5,578,840		11-26-1996	Scep	anovic et al.	
	32.	5,618,744		04-08-1997	Suzu	ki et al.	
	33.	5,636,125	-	06-03-1997	Rosto	oker et al.	
	34.	5,637,920		06-10-1997	Loo		
	35.	5,650,653		07-22-1997	Rosto	oker et al.	
	36.	5,657,242		08-12-1997	Sekiy	rama et al.	
	37.	5,659,484		08-19-1997	Benn	ett et al.	
	38.	5,663,891		09-02-1997	Bamj	i et al.	
	39.	5,717,600		02-10-1998	Ishizu	ıka	
	40.	5,723,908		03-03-1998	Fuch	ida et al.	
-	41.	5,742,086		04-21-1998	Rosto	oker et al.	

Examiner	Date		
Signature	Consi	idered	

<sup>\*</sup>EXAMINER Initial it reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation in not in conformance and not considered. Include copy of this form with next communication to applicant. "Applicant's unique citation designation number (optional). "See Kinds Codes of USPTO Patent Documents at <a href="https://www.usptn.gov">www.usptn.gov</a> or MPEP 901.04. "Enter Office that issued the document, by the two-letter code (WiPO Standard ST.3). "For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document." "Kind of document by the appropriate symbols as indicated on the document under WiPO Standard ST. 16 if possible." Applicant is to place a check mark here if English language.

Translation is attached
Translation is attached
This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing the burden, should be sent to the Chief Information Officar, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/203. OMB 0651-0031
U.S. Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

5	Substitute for for	m 1449/	VPTO		Application Number	10/076,121 2/12/02
INFO	RMATION	DISC	LOSURE		Filing Date	Steven Teig
	EMENT B				First Named Inventor	
					Group Art Unit	Do, Thuan
(us	e as many shee	ts as ne	cessary)		Examiner Name	2825
Sheet	3	of	13		Attorney Docket Number	SPLX.P0081
·			U.S	PAT	ENT DOCUMENTS	
42.	5,757.089		05-26-1998	Ishiz	uka	
43.	5,757,656		05-26-1998	Hers	nberger et al.	
44.	5,777,360	1	07-07-1998	Rosto	oker et al.	
45.	5,811,863	<u> </u>	09-22-1998	Rosto	oker et al.	
. 46.	5,822,214	1	10-13-1998	Rosto	oker et al.	
47.	5,838,583		11-17-1998	Vara	darajan et al.	
48.	5,859,449		01-12-1999	Koba	yashi et al.	
49.	5,889,329		03-30-1999	Rosto	oker et al.	
50.	5,889,677		03-30-1999	Yasu	da et al.	
51.	5,898,597		04-27-1999	Scep	anovic et al.	
52.	5,914,887		06-22-1999	Scep	anovic et al.	
53.	5,973,376		10-26-1999	Rosto	oker et al.	
54.	5,980,093	T	11-09-1999	Jone	s et al.	
55.	6,035,108	İ	03-07-2000	Kikuc	hi	
56.	6,038,383		03-14-2000	Youn	g et al.	
57.	6,058,254		05-02-2000	Scep	anovic et al.	
58.	6,067,409	<u> </u>	05-23-2000	Scep	anovic et al.	
59.	6,068,662		05-30-2000	Scep	anovic et al.	
60.	6,088,519		07-11-2000	Kofor	d	
61.	6,111,756		08-29-2000	More	sco	
62.	6,123,736		09-26-2000	Pavis	ic et al.	
63.	6,155,725	1	12-05-2000	Scep	anovic et al.	
64.	6,166,441		12-26-2000	Geryl	<	
65.	6,175,950	B1	01-16-2001	Scep	anovic et al.	

<u> </u>	•	Date	
Examiner I	,	Date	1
1 2. 1	1	Considered	1
Signature	· · · · · · · · · · · · · · · · · · ·	Considered	'

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered, include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. Applicant is to place a check mark here if English language Translation is attached.

Transation is attached.

This collection of information is required by 3/CFR 1.97 and 1.98. The information is required to obtain or rotain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing the burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/2003 OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

		Substitute to	r form 1	449A/PTO			Application Number	10/076,121		
•	INF	ORMATIO	N DI	SCLOS	URF	<u>.</u>	Filing Date	2/12/02		
,	ST	ATEMENT	BY A	PPLIC	ANT		First Named Inventor	Steven Teig		
		(use as many si	reets as	DOCOFFOR	d		Group Art Unit	Do, Thuan		
	eet				" ———		Examiner Name	2825		
31	eet	4		of	1	3	Attorney Docket Number	SPLX.P0081		
		_ 1		·	· U	S. PATE	NT DOCUMENTS			
	- 60			03-27	-2001	Mazia	isz et al.			
	67			04-10	-2001	Dange	elo et al.			
	68	-,-,-,-	B1	04-17	-2001	Buzbe	ee			
	69	0,200,000	B1	05-08	-2001	Raspo	ppovic et al.			
	70	1 0,217,707	B1	06-12	-2001		povic et al.			
	71	7,200,000	B1	06-26-	2001	Gasan	ov et al.			
	72	-,,	B1	07-10-2001 Ohsa			/a et al.			
	73	1,200,100	B1	09-11-	2001	Raspo	povic et al.	<del></del>		
	74	1,000,000	B1	10-09-	2001	Kikuch	i et al.			
	75.		B1	11-20-	2001	Bui				
	76.	6,324,674	B2	11-27-2	2001	Andree	v et al.			
	77.	6,324,675	B1	11-27-2	2001	Dutta e	t al.			
	78.	6,327,693	B1	12-04-2		Cheng	et al			
· -	79.	6,327,694	B1	12-04-2	2001	Kanaza	wa			
	80.	6,330,707	B1	12-11-2	001	Shinom	iya et al.			
-	1.81.	6,342,682	B1	01-29-2	002	Mori et a	al.			
	82.	6,365,958	B1	04-02-2	002	lbnabde	ljalil et al			
	83.	6,378,121	B2	04-23-2		Hiraga		. —		
	84.	6,385,758	B1	05-07-20	.1.	Kikuchi e	et al.			
	85.	6,401,234	B1	06-04-20		Alpert et al.				
	86.	6,405,358	B1	06-11-20		Nuber				
	87.	6,407,434	B1	06-18-20		Rostoker	et al.			
	88.	6,412,097	B1	06-25-20		Kikuchi e	t al.			
	89.	6,412,102	B1	06-25-20	02	Andreev	et al			

Examiner		<del></del>
Signature	Date	 
	 Considered	· -
* FXAMINED: Initial it		 

<sup>\*</sup> EXAMINER: Initial if reference considered, whother or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. "Applicant's unique citation designation number (optional). "See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. "Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). "For Japanese patent documents, the indication of the year of the reign of the Emporor must precede the serial number of the patent document. "Kind of document by Translation is attached." "Applicant is to place a check mark here if English language."

Translation is attached.

This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a bonelit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to thic USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for roducing the burden, should be sent to the Chief Information Officer, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/2003 OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

		Substitute for f	orm 144	9A/P	то		Application Number		10/076,121
INFORMATION DISCLOSURE							Filing Date		2/12/02
	STA	TEMENT E	BY AF	PL	ICANT		First Named Inventor		Steven Teig
			*				Group Art Unit		Do, Thuan
		se as many she	eis as n	eces	sary)	·	Examiner Name		2825
She	et	5	C	of	13		Attorney Docket Number		SPLX.P0081
	,				U.S	. PATE	NT DOCUMENTS		
	90. 6,463,575 B1 10-08-2002 Taka				Takah		·	T	
					Shivel				
	92.	6,512,292	B1	01	-28-2003		ırst et al.	• ,. • <del></del>	
	93.	6,519,751	B2	02	-11-2003	Sriram	<del></del>	<del></del> . ·	
	94.	6,526,555	B1	02-25-2003	Teig e				
	95.	6,543,043	B1	04-	-01-2003	Wang	<del></del>		
	96.	6,557,145	B2	04-	29-2003	Boyle e			
	97.	6,567,967	B2	05-	20-2003	·	nger et al.		
	98.	6,586,281	B1		01-2003	Gabara			
00 6 645 400				Lukano					

•	<del></del>				FOREIGN PATE	NT DOCUMENTS	
Examiner* Initials	Cite No.	Office <sup>3</sup>	Number <sup>4</sup> (if k	ent d Code nown)'	Date of Publication MM-DD-YYYY	Name of Patentec or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
	100	JP	11-296560		10-29-1999	Matsumoto et al.	with English translation of Abstract;
	101	JP	2000-082743	A	03-21-2000	Igarashi et al.	with Japanese Patent Office's English translation of Abstract; and with English translation of the
	102.	JP .	64-15947		01-19-1989	Ouchi	application. with English translation of Abstract;
	103.	JP	03-173471		07-26-1991	Tawada et al.	with Japanese Patent Office's English translation of Abstract; and with English

Examiner		•
Signature	Date	
	Considered	

Translation is attached.

This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application from to the USPTO. Time will vary depending upon the individual case. Any comments and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). See Kinds Codes of Japanese patent documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. Senter Office that issued the document, by the two-letter code (WIPO Standard ST.3). For the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. Applicant is to place a check mark here if English language. This collection of integration is consisted by 2000 to the propriate of the place a check mark here if English language.

Based on PTO/\$8/08 a & b (05-03) Approved for use through 05/31/2003. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

		Subsi	titute for form 1449	AVPTO	<b>)</b> .	Application Number	10/076,121
ŀ	INFO	)RM	ATION DISC	) (O	SIIDE	Filing Date	2/12/02
	STA	TEM	ENT BY AP	PLIC	CANT	First Named Inventor	Steven Teig
						Group Art Unit	Do, Thuan
	ارد	se as	many sheets as ne	cessa	<i>vy)</i>	Examiner Name	2825
Shee	t		6 o	f	13	Attorney Docket Number	SPLX.P0081
					FOREIGN PA	TENT DOCUMENTS	5. Z.K., 600 j
				i			translation of the
	+-	+	<del> </del>	+			application.
	104	. JP	04-000677	.	01-06-1992	Fujiwara et al.	with English translation
	105	JP	05-102305		04-23-1993	Sato	of Abstract; with Japanese Patent Office's English translation of Abstract; and with English translation of the application.
	106.	JР	05-243379		09-21-1993	Kubota	with Japanese Patent Office's English translation of Abstract; and with English translation of the application.
-1							with Japanese Patent
	107.	JP	07-086407		03-31-1995	Miura	Office's English translation of Abstract; and with English
• • • • • • •			<del> </del>	!	<del></del>		translation of the application.
	108	JP	09-162279		06-20-1997	Yoshida	with Japanese Patent Office's English translation of Abstract; and with English translation of the

Examiner		_
Signature	Date	
	Considered	1

Translation is attached.

This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the LISPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1 14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for redoing the burden, should be sent to the Chief Information Officer, U.S. Patent and Tradermark Office, U.S. Department of Commerce. P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. \*Applicant's unique citation designation number (optional). \*See Kinds Codes of USPTO Potent Documents at www.uspto.gov or MPEP 901.04. \*Senter Office that issued the document, by the two-letter code (WIPO Standard ST.3). \*For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. \*Skind of document by Translation is attached.\*

\*Applicant is to place a check mark here if English language.

Based on PTO/SB/08 a & 5 (05-03) Approved for use through 05/31/2003. OMB 0651-0031 U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO  INFORMATION DISCLOSURE	Application Number Filing Date	rmatinn unless it contains a valid OMB control number 10/076, 121				
INFORMATION DISCLOSURE	Filing Date	T				
	<b></b>	2/12/02				
STATEMENT BY APPLICANT	First Named Inventor	First Named Inventor Steven Teig				
(use as many sheets as necessary)	Group Art Unit	Do, Thuan				
Chart	Examiner Name	2825				
Sheet 7 of 13 Attorney Docket Number SPLX.P0081						
NON PATEN	T LITERATURE DOCUMENT	S				
Indials No. Serial, symposium, catalog, etc.), date,  109. Chen, H.F. et al., A Faster Algorithm Layouts, IEEE Transactions on Com 2. February 1998, pp. 217, 227	n for Rubber-Band Equivalent Tra nputer-Aided Design of Integrated	nsformation for Planar VLSI Circuits and Systems, vol. 15, No.				
111. Dayan, T. et al., Layer Assignment for	110. Chip Model with Wiring Cost Map, August 1983, IBM Technical Disclosure Bulletin, vol. 26, issu. 3A, pp. 929-933  111. Dayan, T. et al., Layer Assignment for Rubber Band Routing, UCSC-CRI-93-04, January 20, 1993.					
112. Dayan, T., Rubber-Band Based Topo	Dayan, T., Rubber-Band Based Topological Router, A Dissertation, UC Santa Cruz, June 1997.					
Design Automation Conference, pp 7	opological Compactor with Octago	onal Geometry, 28 <sup>th</sup> ACM/IEEE				
114. Fujimura, K. et al, Homotopic Shape						
115. Hama, T. et al., Curvilinear Detailed F Fattening.	Routing Algorithm and its Extension	on to Wire-Spreading and Wire-				
116 Hama T et al Topological Davis e	Hama, T. et al., Topological Routing Path Search Algorithm with Incremental Routability Test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, No. 2, February 1999, pp. 142-150.					
UCSC-CRL-96-12, June 13, 1996.	/ Kobayashi, K. et al., A New Interactive Analog Layout Methodology based on Rubber-Band Routing, UCSC-CRL-96-12, June 13, 1996.					
118. Lim, A. et al, A Fast Algorithm To Test	t Planar Topological Routability, T	echnical Report 94-012, pp. 1-				
119 Lu. Y., Dynamic Constrained Delaunay Thesis for Master of Science, UC Sant	y Triangulation and Application to la Cruz, December 1991.	Multichip Module Layout, A				
moloy, r.m., resuling Homotopic Routal	bility Under Polygonal Wiring Rule	es, Algorithmica 1996, 15: 1-16.				
Spacing for Cross-Talk Noise Avoidance	ntial Quadratic Programming Forr	nulation of Optimal Wire				
<ul> <li>Morton, P. B. et al., An Efficient Sequential Quadratic Programming Formulation of Optimal Wire Spacing for Cross-Talk Noise Avoidance Routing, UCSC-CRL-99-05, March 10, 1999.</li> <li>NN71091316, Use of Relatively Diagonal And Rectangular Wiring Planes n Multilayer Packages, September 1971, IBM Technical Disclosure Bulletin, Vol. No. 14, Issue No. 4, pp. 1316-1317.</li> </ul>						

	 	 1
Examiner	 	Ь.
Signature	Date	 
	Considered	

<sup>\*</sup> EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional):

\*\*See Kinds Codes of Japanose patent documents at <a href="https://www.usute.gov">www.usute.gov</a> or MPEP 901.04. The optional is seen at the document, by the two-letter code (WiPO Standard ST 3). For the appropriate symbols as indicated on the document under WiPO Standard ST. 16 if possible. Applicant is to place a check mark here if English language.

Translation is attached.
This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or rotain a benefit by the public which is to file (and by the USFTO to process) an application. Confidentiality is governed by 35 U S C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USFTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing the burden, should be sent to the Chief Information Officer, U.S. Patent ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

DO NOT SEND FEES OR COMPLETED FORMS TO THIS

STATTLER JOHANSEN & ADEL! LLP 6507520995

Please type a plus sign (+) inside this box 'M

Based on PTO/SB/08 a & b (05-03) Approved for use through 05/31/2003. OM8 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, opersons are required to respond to a collection of information unless it con

Substitute for form 1449A/PTO				то	Application Number	10/076,121	
11	NFC	RMATION D	ISCI (	SHIDE	Filing Date	2/12/02	
STATEMENT BY APPLICANT			ICANT	First Named Inventor	Steven Teig		
(use as many sheets as necessary)		Group Art Unit	Do, Thuan				
Ch	<del></del> -		· · · · · · · · · · · · · · · · · · ·	sary)	Examiner Name	2825	
Sheet		8	of	13	Attorney Docket Number	SPLX.P0081	
·	<del></del>	-	Ň	ON PATENT	LITERATURE DOCUMEN	TS	
<u>.</u>	123		et al., ( puter E	Geometric Tran ngineering, UC	sformations for a Rubber-Ban SC. September 1992	d Sketch, A Thesis for a Master of	
	124	Staepelaere, D.	et al., S	Surf: A Rubber-	Band Routing System for Mult	lichip Modules, pp 18-26, 1993.	
	125	. Su, J. et al., Pos International Co	st-Route	Optimization f	or Improved Yield Using Rubb	per-Band Wiring Model, 1997	
Conference, 1991. pp. 45-65.					a Rubber-Band Sketch, 28" A	CM-IEEE Design Automation	
	127.	Xing, Z. et al., A Minimum Cost Path Search Algorithm Through Tile Obstacles, slide presentation.					
	128.	Xing, Z. et al., S pp.145-158.	nortest I	ath Search Us	sing Tiles and Piecewise Linea	ar Cost Propagation, IEEE, 2002.	
	129.	Xu, A More Effici	ent Dist	ance Vector Ro	outing Algorithm, UCSC-CRL-	96-18, March 1997.	
						ical Routing Using a Cut-Based	
	131	Yu, MF. et al, In April 25, 1996.	terchan	geable Pin Rou	iting with Application to Packa	age Layout, UCSC-CRL-96-10.	
					uting on a Single-Layer Pin Gi		
1	133.	Yu, MF. et al., P	lanar In	terchangeable	2-Terminal Routing, UCSC-CF	RL-95-49, October 19, 1995.	
						for Ball Grid Arrays, UCSC-CRL-	
	135.	Ahuja, R. et al., Fi Computing Machi	ester Al	gorithms for the	Shortest Path Problem, Journal 1990, pp. 213-223	nal of the Association for	
1	36.	Alexander, M. et a Proceedings of the	I., Perfo	rmance-Orient ean Design Aut	ed Placement and Routing for	field-programmable gate arrays,	
Proceedings of the European Design Auto 137 Alexander, M. et al., Placement and Routir 7, No. 1, 1998.					ing for Performance-Oriented	FPGA Lavour VI SI Docine Vol	

Examiner		· .	
Signature		Date	
	<del></del>	Considered	1

the appropriate symbols as indicated on the document under WIPO Standard ST. To it possible. Applications a strached.

Translation is attached.

This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing the burden, should be sent to the Chief Information Officer, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

<sup>\*</sup> EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. Enter Office that issued the document, by the two-letter code (WIPO Standard ST 3). For the appropriate symbols as indicated on the document under WIPO Standard ST, 16 if possible. Applicant is to place a check mark here if English language

10/20

Please type a plus sign (+) inside this box 198

Based on PTO/SB/08 a & b (05-03) Approved for use through 05/31/2003. OMB 0651-0031 U.S. Palent and Trademark Office. U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO				Appli	cation Number	10/076,121	
INI	FOF	RMATION DI	SCI OSLIBE	Filing	Date	2/12/02	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT  (use as many sheets as necessary)		First	Named Inventor	Steven Teig			
		Group	Art Unit	Do, Thuan			
Share To The Share The Sha			Exami	ner Name	2825		
Sheet 9 of 13				Attome	y Docket Number	SPLX.P0081	
	4001		NON PATEN	T LITERAT	URE DOCUME!	ITS	
.	138.	Andou, H. et al., 785-788.	Automatic Routing	Algorithm for	VLSI, 22 <sup>nd</sup> Desig	n Automation Conference, 1985, pp.	
1	39.	Bagga, J. et al., I	nternal, External, a	nd Mixed Vis	bility Edges of Po	lynons	
1	140. Berger, B. et al., Nearly Optimal Algorithms and Bounds Association for Computing Machinery, pp. 500-542, Mai					ver Channel Routing, Journal of the	
- 1-	141. Brady, L. et al., Channel Routing on a 60° Grid, extended abstract, pp.926-931.						
14		<del> </del>					
.14	43. (	Chen, D-S. et al.,	A Wire-Length Min	imization Alg	orithm for Single-L	aver Lavouts	
14	14. (	Chen et al., Optim Computer-Alded D 03-609	al Algorithms for B esign of Integrated	ubble Sort Ba d Circuits and	sed Non-Manhalt Systems, IEEE T	an Channel Routing, May 1994, ransactions Volume: 13 Issues, pp.	
	Δ	nen, H., Routing automation Confer	L-Shaped Channe ence, pp. 152-165	ls in Nonslicir	g-Structure Place	ment. 24 <sup>th</sup> ACM-IEEE Design	
14	6. C	hen, H. et al., Ph onference, pp. 30	sical Planning of (	On-Chip Inter	connect Architect	ires, 2002, IEEE, International	
14	7. C	hen, SS. et al., / undamentals, Vol	New Approach to E82-A, No. 11 No.	the Ball Grid	Array Package R	outing, IEICE Trans.	
148	Fundamentals, Vol. E82-A, No. 11, November, 1999, pp. 2599-2608.  148. Cheng, K. et al., Manhattan or Non Manhattan? A Study of Alternative VLSI Routing Architectures. pp. 47-52, 2000.						
149	O CI	neng, K., Steiner	Problem in Octiline niversity Singapor	or Daniel and		omitted for the Degree of Master of	
150	). Ci	niang, C. et al., W	irability of Knock-K sue 6, pp 613-624	'analara t	with 45° Wires, IE	EE Transactions on Circuits and	
151	. Co	ng. J. et al. Effici	ent Heuristics for t Physical Design,	h = 14: :			
152	Co	ng, J. et al., Multi	evel Approach to	ull Chin Crid	ign Systems, pp.8	8-95. 2001, IEEE, pp. 396-403.	

Examiner			
Signature	·	Date	
		Considered	1

Translation is attached. This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments and Trademark Office. U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. Enter Office that issued the document, by the two-letter code (WIPO Standard ST 3) For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Kind of document by Translation is attached.

\*Applicant is to place a check mark here if English language.

Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of 1990, no persons die required to respond to a collection of information unless it contains a valid OMB control number

		Substitute for form 1449A/PTO	Application Number	10/076,121
	INF	ORMATION DISCLOSURE	Filing Date	2/12/02
	STA	TEMENT BY APPLICANT	First Named Inventor	Steven Teig
(use as many sheets as necessary)		use as many sheets as necessary	Group Art Unit	Do, Thuan
			Examiner Name	2825
One		10 of 13	Attorney Docket Number	SPLX.P0081
<u> </u>		NON PATENT I	LITERATURE DOCUMENTS	
	15	Computer Science Department, 1998, 4. Das, S. et al., Channel Routing in Mani Design, January 1996, pp. 43-48	ılti-Layer General Routing for P pp. 356-361 hattan-Diagonal Model, 9 <sup>lh</sup> Inter	CB/MCM Designs, UCLA
	156	Das, S. et al., Routing of L-Shaped Cha Model, pp. 65-70, January 1998. Enbody, R. et al., Near-Optimal n-Layer pp. 708-714.	r Channel Routing, 23 <sup>re</sup> Design	Automation Conference, 1986
	157	Conference, 1985 ACM, pp. 509-515.  Gao, S. et al., Channel Routing of Austral		ds, 22 <sup>nd</sup> Design Automation
	159	Gao, S. et al., Channel Routing of Multit Machinery, Vol. 41, No. 4, July 1994, pp Gao, T. et al., Minimum Crosstalk Chann	791-818.	sociation for Computing
	160	Gao, T. et al., Minimum Crosstalk Switch	nbox Routing, pp. 610-615, 199	4 ACM
	161	Computing Machinery, vol. 35, No. 4, Oc.	thm for Optimal Routing, Journal tober 1988, pp.810-831	al of the Association for
	163	Subas, E. et al., Optimal Shortest Path C	Queries in a Simple Polygon, 19	987 ACM, pp.50-63.
		All Complexity Al	gorithms for Hierarchical Routin	ng, 1/89, IEEE pp 64-80
	165.	Hershberger, J., Efficient Breakout Routin ACM, pp. 460-462. Hershberger, J., Finding the Visibility Gran	1	mputational Geometry, 1997,
. •	166.	Hershberger, J., Finding the Visibility Graph Preliminary Version, 1987 ACM, pp. 11-20 Hightower, D., A Solution to Line-Routing 1 11-34.	Problems on the Continuation	Proportional to its Size.
	167	11-34. Iso, N. et al., Efficient Routability Checking Fundamentals, Vol.E80-A, No. 10 October	Picture on the Continuous Pi	ane, Bell Laboratories, Inc., pp.

Examiner	·
Signature	Date
	Considered
* EXAMINED: 1-Water	

Translation is attached.

This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the INSPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing the burden, should be sent to the Chief Information Officer, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS

<sup>\*</sup> EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and nut considered: Include copy of this form with next communication to applicant. \*Applicant's unique citation designation number (optional). \*See Kinds Codes of Japanese patent documents at <a href="https://www.usplo.gov.or.MPEP-901.04">www.usplo.gov.or.MPEP-901.04</a>. \*Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). \*For the appropriate symbols as indicated on the year of the reign of the Emperor must precede the senial number of the patent document. \*Kind of document by Translation is attached.\*

\*\*Translation is attached.\*\*

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Filing Date  STATEMENT BY APPLICANT  (use as many sheets as necessary)  Sheet  11  Of  13  Attorney Docket Number  SPLX.P0081  NON PATENT LITERATURE DOCUMENTS  168  Khoo, K. et al., An Efficient Multilayer MCM Router Based on Four-Via Routing, 30th ACM/IEEE Design Automation Conference, 1993, pp. 590-595.  169  Ladage, L. et al., Resistance Extraction Using a Routing Algorithm, 30th ACM/IEEE Design Automation Conference, 1993, pp. 590-595.  170  Leach, G., Improving Worst-case Optimal Delaunay Triangulation Algorithms, Department of Computer Science, June 15, 1992, pp. 1-7.  171  Leiserson, C. et al., Algorithms for Routing and Testing Routability of Planar VLSI Layouts, pp. 69-78, May 1985.  172  Lillis, J et al., New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing, 33th Design Automation Conference, 1999.  173  Lipski, W. et al., A Unlifed Approach to Layout Wirability, Mathematical Systems Theory, 1987, pp. 189-203.  174  Lodi, E. et al., A 2d Channel Router for the Diagonal Model, pp. 111-125, April 1991.  175  Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.  177  Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990  178  Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.  179  Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.  180  Naclerio, N. et al., Visiminimization for Gridless Layouts, 24th ACM/IEEE Design Automation Conference, 1987, pp. 159-165.		Substitute for form	1449A/PTO	Application Number	10/076,121		
STATEMENT BY APPLICANT  (use as many sheets as necessary)  Sheet  11  Of  13  Attorney Docket Number  SPLX.P0081  NON PATENT LITERATURE DOCUMENTS  168  Khoo, K. et al., An Efficient Multilayer MCM Router Based on Four-Via Routing, 30 <sup>th</sup> ACM/IEEE Design Automation Conference, 1993, pp. 590-595.  169  Ladage, L. et al., Resistance Extraction Using a Routing Algorithm, 30 <sup>th</sup> ACM/IEEE Design Automation Conference, 1993, pp. 390-595.  170  Leach, G., Improving Worst-case Optimal Delaunay Triangulation Algorithms, Department of Computer Science, June 15, 1992, pp. 1-7.  171  Leiserson, C. et al., Algorithms for Routing and Testing Routability of Planar VLSI Layouts, pp. 69-78, May 1985.  172  Liilis, J. et al., New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing, 33 <sup>rd</sup> Design Automation Conference, 1996.  173  Lipski, W. et al., A Unified Approach to Layout Wirability, Mathematical Systems Theory, 1987, pp. 189-203.  174  Lodi, E. et al., A Preliminary Study of a Diagonal Model, pp. 111-125, April 1991.  175  Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica, 1989, pp.585-597.  176  Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.  177  Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990  178  Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.  179  Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.  180  Naclerio, N. et al., Via Minimization for Gridless Layouts, 24 <sup>th</sup> ACM/IEEE Design Automation Conference, 1987, pp.159-165.  181  Nam, G. et al., Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.	INFO	ORMATION D	ISCLOSURE	Filing Date			
Examiner Name   2825	STA	TEMENT BY	APPLICANT	First Named Inventor	First Named Inventor Steven Teig		
Sheet 11 of 13 Attomey Docket Number SPLX.P0081  NON PATENT LITERATURE DOCUMENTS  168. Khoo, K. et al., An Efficient Multilayer MCM Router Based on Four-Via Routing, 30th ACM/IEEE Design Automation Conference, 1993, pp. 590-595.  169. Ladage, L. et al., Resistance Extraction Using a Routing Algorithm, 30th ACM/IEEE Design Automation Conference, 1993, pp. 38-42.  170. Leach, G., Improving Worst-case Optimal Delaunay Triangulation Algorithms, Department of Computer Science, June 15, 1992, pp. 1-7.  171. Leiserson, C. et al., Algorithms for Routing and Testing Routability of Planar VLSI Layouts, pp. 69-78, May 1985.  172. Lillis, J. et al., New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Szing, 33th Design Automation Conference, 1996.  173. Lipski, W. et al., A Unified Approach to Layout Wirability, Mathematical Systems Theory, 1987, pp. 189-203.  174. Lodi, E. et al., A 2d Channel Router for the Diagonal Model, pp. 111-125, April 1991.  175. Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica. 1989, pp.585-7.  176. Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica. 1989, pp.585-7.  176. Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990.  178. Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.  179. Murcooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.  180. Naclerio, N. et al., Via Minimization for Gridless Layouts, 24th ACM/IEEE Design Automation Conference, 1987, pp.159-165.  181. Nam, G. et al, Satisfability-Based Layout Revisited: Detailed Routing of Comptex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.	(	USE as many sheets	as decessori	Group Art Unit	Do, Thuan		
NON PATENT LITERATURE DOCUMENTS  168. Khoo, K. et al., An Efficient Multilayer MCM Router Based on Four-Via Routing, 30 <sup>th</sup> ACM/IEEE Design Automation Conference, 1993, pp. 590-595.  169. Ladage, L. et al., Resistance Extraction Using a Routing Algorithm, 30 <sup>th</sup> ACM/IEEE Design Automation Conference, 1993, pp. 38-42.  170. Leach, G., Improving Worst-case Optimal Delaunay Triangulation Algorithms, Department of Computer Science, June 15, 1992, pp. 1-7.  171. Leiserson, C. et al., Algorithms for Routing and Testing Routability of Planar VLSI Layouts, pp. 69-78, May 1985.  172. Lillis, J. et al., New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing, 33 <sup>rd</sup> Design Automation Conference, 1996.  173. Lipski, W. et al., A Unified Approach to Layout Wirability, Mathematical Systems Theory, 1987, pp. 189-203.  174. Lodi, E. et al., A 2d Channel Router for the Diagonal Model, pp. 111-125, April 1991.  175. Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica, 1989, pp.585-97.  176. Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.  177. Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990  178. Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.  179. Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.  180. Naclerio, N. et al., Via Mirimization for Gridless Layouts, 24 <sup>th</sup> ACM/IEEE Design Automation Conference, 1987, pp.159-165.  181. Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.		<del></del>	<del></del>	Examiner Name	2825		
<ul> <li>Khoo, K. et al., An Efficient Multilayer MCM Router Based on Four-Via Routing, 30<sup>th</sup> ACM/IEEE Design Automation Conference, 1993, pp. 590-595.</li> <li>Ladage, L. et al., Resistance Extraction Using a Routing Algorithm, 30<sup>th</sup> ACM/IEEE Design Automation Conference, 1993, pp. 38-42.</li> <li>Leach, G., Improving Worst-case Optimal Delaunay Triangulation Algorithms, Department of Computer Science, June 15, 1992, pp. 1-7.</li> <li>Leiserson, C. et al., Algorithms for Routing and Testing Routability of Planar VLSI Layouts, pp. 69-78, May 1985.</li> <li>Lilis, J. et al., New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing, 33<sup>rd</sup> Design Automation Conference, 1996.</li> <li>Lipski, W. et al., A Unified Approach to Layout Wirability, Mathematical Systems Theory, 1987, pp. 189-203.</li> <li>Lodi, E. et al., A 2d Channel Router for the Diagonal Model, pp. 111-125, April 1991.</li> <li>Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica, 1989, pp.585-597.</li> <li>Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.</li> <li>Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990.</li> <li>Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.</li> <li>Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.</li> <li>Naclerio, N. et al., Via Minimization for Gridless Layouts, 24<sup>th</sup> ACM/IEEE Design Automation Conference, 1987, pp.159-165.</li> <li>Nam, G. et al., Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.</li> <li>Nestor, J. A New Look at Hardware Mare Pouting Descenting for the Diagonal in the same proving the processing for the</li></ul>	Sheet	11	of 13	Attorney Docket Number	SPLX.P0081		
169 Ladage, L. et al., Resistance Extraction Using a Routing Algorithm, 30 <sup>th</sup> ACM/IEEE Design Automation Conference, 1993, pp. 38-42.  170 Leach, G., Improving Worst-case Optimal Delaunay Triangulation Algorithms, Department of Computer Science, June 15, 1992, pp. 1-7.  171 Leiserson, C. et al., Algorithms for Routing and Testing Routability of Planar VLSI Layouts, pp. 69-78, May 1985.  172 Lillis, J. et al., New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing, 33 <sup>rd</sup> Design Automation Conference, 1996.  173 Lipski, W. et al., A Unified Approach to Layout Wirability, Mathematical Systems Theory, 1987, pp. 189-203.  174 Lodi, E. et al., A 2d Channel Router for the Diagonal Model, pp. 111-125, April 1991.  175 Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica, 1989, pp.585-597.  176 Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.  177 Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990  178 Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.  179 Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.  180 Naclerio, N. et al., Via Minimization for Gridless Layouts, 24 <sup>th</sup> ACM/IEEE Design Automation Conference, 1987, pp.159-165.  181 Nam, G. et al., Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.			NON PATENT L	ITERATURE DOCUMENT	S		
169 Ladage, L. et al., Resistance Extraction Using a Routing Algorithm, 30 <sup>th</sup> ACM/IEEE Design Automation Conference, 1993, pp. 38-42.  170 Leach, G., Improving Worst-case Optimal Delaunay Triangulation Algorithms, Department of Computer Science, June 15, 1992, pp. 1-7.  171 Leiserson, C. et al., Algorithms for Routing and Testing Routability of Planar VLSI Layouts, pp. 69-78, May 1985.  172 Lillis, J. et al., New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing, 33 <sup>rd</sup> Design Automation Conference, 1996.  173 Lipski, W. et al., A Unified Approach to Layout Wirability, Mathematical Systems Theory, 1987, pp. 189-203.  174 Lodi, E. et al., A 2d Channel Router for the Diagonal Model, pp. 111-125, April 1991.  175 Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica, 1989, pp.585-597.  176 Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.  177 Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990  178 Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.  179 Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.  180 Naclerio, N. et al., Via Minimization for Gridless Layouts, 24 <sup>th</sup> ACM/IEEE Design Automation Conference, 1987, pp.159-165.  181 Nam, G. et al., Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.	16	8. Khoo, K. et al., Automation Co	An Efficient Multilayer M	CM Router Based on Four-V	ia Routing, 30 <sup>th</sup> ACM/IEEE Design		
<ul> <li>170. Leach, G., Improving Worst-case Optimal Delaunay Triangulation Algorithms, Department of Computer Science, June 15, 1992, pp. 1-7.</li> <li>171. Leiserson, C. et al., Algorithms for Routing and Testing Routability of Planar VLSI Layouts, pp. 69-78, May 1985.</li> <li>172. Lillis, J. et al., New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing, 33<sup>rd</sup> Design Automation Conference, 1996.</li> <li>173. Lipski, W. et al., A Unified Approach to Layout Wirability, Mathematical Systems Theory, 1987, pp. 189-203.</li> <li>174. Lodi, E. et al., A 2d Channel Router for the Diagonal Model, pp. 111-125, April 1991.</li> <li>175. Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica, 1989, pp.585-597.</li> <li>176. Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.</li> <li>177. Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990</li> <li>178. Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.</li> <li>179. Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.</li> <li>180. Naclerio, N. et al., Via Minimization for Gridless Layouts, 24<sup>th</sup> ACM/IEEE Design Automation Conference, 1987, pp. 159-165.</li> <li>181. Nam, G. et al. Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.</li> <li>182. Nestor, J. A New Look at Hardware Mazo Pouting Description.</li> </ul>	169	9. Ladage, L. et a	L. Resistance Extraction				
<ul> <li>171. Leiserson, C. et al., Algorithms for Routing and Testing Routability of Planar VLSI Layouts, pp. 69-78, May 1985.</li> <li>172. Lillis, J. et al., New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing, 33° Design Automation Conference, 1996.</li> <li>173. Lipski, W. et al., A Unified Approach to Layout Wirability, Mathematical Systems Theory, 1987, pp. 189-203.</li> <li>174. Lodi, E. et al., A 2d Channel Router for the Diagonal Model, pp. 111-125, April 1991.</li> <li>175. Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica, 1989, pp.585-597.</li> <li>176. Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.</li> <li>177. Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990.</li> <li>178. Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.</li> <li>179. Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.</li> <li>180. Naclerio, N. et al., Via Minimization for Gridless Layouts, 24th ACM/IEEE Design Automation Conference, 1987, pp.159-165.</li> <li>181. Nam, G. et al., Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.</li> <li>182. Nestor, J. A New Look at Hardware Maza Pauting, Descarding Techniques (Inc.) and /li></ul>	17/						
<ul> <li>171. Leiserson, C. et al., Algorithms for Routing and Testing Routability of Planar VLSI Layouts, pp. 69-78. May 1985.</li> <li>172. Lillis, J. et al., New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing, 33<sup>rd</sup> Design Automation Conference, 1996.</li> <li>173. Lipski, W. et al., A Unified Approach to Layout Wirability, Mathematical Systems Theory, 1987, pp. 189-203.</li> <li>174. Lodi, E. et al., A 2d Channel Router for the Diagonal Model, pp. 111-125, April 1991.</li> <li>175. Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica, 1989, pp.585-597.</li> <li>176. Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.</li> <li>177. Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990.</li> <li>178. Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.</li> <li>179. Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.</li> <li>180. Naclerio, N. et al., Via Minimization for Gridless Layouts, 24<sup>th</sup> ACM/IEEE Design Automation Conference, 1987, pp. 159-165.</li> <li>181. Nam, G. et al., Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.</li> <li>182. Nestor, J. A New Look at Hardware Maza Pauting, Descarding the Page Action of the Ac</li></ul>	''`						
172 Lillis, J. et al., New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing, 33 <sup>rd</sup> Design Automation Conference, 1996.  173 Lipski, W. et al., A Unified Approach to Layout Wirability, Mathematical Systems Theory, 1987, pp. 189-203.  174 Lodi, E. et al., A 2d Channel Router for the Diagonal Model, pp. 111-125, April 1991.  175 Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica, 1989, pp.585-597.  176 Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.  177 Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990  178 Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.  179 Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.  180 Naclerio, N. et al., Via Minimization for Gridless Layouts, 24 <sup>th</sup> ACM/IEEE Design Automation Conference, 1987, pp.159-165.  181 Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.	17,1	1. Leiserson, C. et	al., Algorithms for Routi	ng and Testing Routability of	Planar VI SI Lavouta no 60 70		
Lipski, W. et al., A Unified Approach to Layout Wirability, Mathematical Systems Theory, 1987, pp. 189-203.  174. Lodi, E. et al., A 2d Channel Router for the Diagonal Model, pp. 111-125, April 1991.  175. Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica, 1989, pp.585-597.  176. Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.  177. Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990.  178. Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.  179. Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.  180. Naclerio, N. et al., Via Minimization for Gridless Layouts, 24th ACM/IEEE Design Automation Conference, 1987, pp. 159-165.  181. Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.	172						
Lipski, W. et al., A Unified Approach to Layout Wirability, Mathematical Systems Theory, 1987, pp. 189-203.  174. Lodi, E. et al., A 2d Channel Router for the Diagonal Model, pp. 111-125, April 1991.  175. Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica, 1989, pp. 585-597.  176. Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.  177. Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990.  178. Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.  179. Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.  180. Nacterio, N. et al., Via Minimization for Gridless Layouts, 24th ACM/IEEE Design Automation Conference, 1987, pp.159-165.  181. Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.							
<ul> <li>Lodi, E. et al., A 2d Channel Router for the Diagonal Model, pp. 111-125, April 1991.</li> <li>Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica, 1989, pp.585-597.</li> <li>Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.</li> <li>Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990</li> <li>Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.</li> <li>Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.</li> <li>Naclerio, N. et al., Via Minimization for Gridless Layouts, 24th ACM/IEEE Design Automation Conference, 1987, pp.159-165.</li> <li>Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.</li> <li>Nestor, J. A New Look at Hardware Maze Routing, Descenting for the conference of the conferenc</li></ul>	173	Lipski, W. et al., 203	A Unified Approach to L	ayout Wirability, Mathematic	al Systems Theory, 1987, pp. 189-		
<ul> <li>Lodi, E. et al., A Preliminary Study of a Diagonal Channel-Routing Model, Algorithmica, 1989, pp.585-597.</li> <li>Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.</li> <li>Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990</li> <li>Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.</li> <li>Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.</li> <li>Naclerio, N. et al., Via Minimization for Gridless Layouts, 24th ACM/IEEE Design Automation Conference, 1987, pp.159-165.</li> <li>Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.</li> <li>Nestor, J. A New Look at Hardware Maze Pouting, Dressed in August 1989.</li> </ul>							
<ul> <li>Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.</li> <li>Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990</li> <li>Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.</li> <li>Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.</li> <li>Naclerio, N. et al., Via Minimization for Gridless Layouts, 24th ACM/IEEE Design Automation Conference, 1987, pp. 159-165.</li> <li>Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.</li> <li>Nestor, J. A New Look at Hardware Maze Pourties, Dressed in Automatics (1) 110-110.</li> </ul>							
<ul> <li>Lodi, E. et al., Lecture Notes in Computer Science, A 4d Channel router for a two layer diagonal model, pp. 464-476, July 1988.</li> <li>Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990</li> <li>Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.</li> <li>Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.</li> <li>Naclerio, N. et al., Via Minimization for Gridless Layouts, 24th ACM/IEEE Design Automation Conference, 1987, pp. 159-165.</li> <li>Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.</li> <li>Nestor, J. A New Look at Hardware Maze Pourties, Dressed in Automatics (1) 110-110.</li> </ul>	1/5	Lodi, E. et al., A 597.	Preliminary Study of a D	iagonal Channel-Routing Mo	del, Algorithmica, 1989, pp.585-		
<ul> <li>Lodi, E. et al., Routing in Times Square Mode, pp. 41-48, June 1990</li> <li>Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.</li> <li>Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.</li> <li>Naclerio, N. et al., Via Minimization for Gridless Layouts, 24th ACM/IEEE Design Automation Conference, 1987, pp. 159-165.</li> <li>Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.</li> <li>Nestor, J. A New Look at Hardware Maze Pourties, Dressed in All Processing Automation (Inc.)</li> </ul>							
<ul> <li>Lodi, E. et al., Routing Multiterminal Nets in a Diagonal Model, pp. 899-902, 1988.</li> <li>Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.</li> <li>Naclerio, N. et al., Via Minimization for Gridless Layouts, 24th ACM/IEEE Design Automation Conference, 1987, pp.159-165.</li> <li>Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.</li> <li>Nestor, J. A New Look at Hardware Maze Routing, Dressed in 1989.</li> </ul>					er for a two layer diagonal model,		
<ul> <li>Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.</li> <li>Naclerio, N. et al., Via Minimization for Gridless Layouts, 24th ACM/IEEE Design Automation Conference, 1987, pp. 159-165.</li> <li>Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.</li> <li>Nestor, J. A New Look at Hardware Maze Routing, Dressed in 1985.</li> </ul>		Loui, E. et al., Ro	outing in Times Square M	lode, pp. 41-48, June 1990			
<ul> <li>Murooka, T. et al., Simplified Routing Procedure for a CAD-Verified FPGA, IEICE Trans. Fundamentals, Vol. E82-A, No. 11 November 1999, pp. 2440-2447.</li> <li>Naclerio, N. et al., Via Minimization for Gridless Layouts, 24<sup>th</sup> ACM/IEEE Design Automation Conference, 1987, pp. 159-165.</li> <li>Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.</li> <li>Nestor, J. A New Look at Hardware Maze Pourties, Dressed in 181.</li> </ul>	178.	Lodi, E. et al., Ro	outing Multiterminal Nets	in a Diagonal Model, pp. 899	-902 1988		
<ul> <li>Naclerio, N. et al., Via Minimization for Gridless Layouts, 24th ACM/IEEE Design Automation</li> <li>Nam, G. et al., Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.</li> <li>Nestor, J. A New Look at Hardware Maze Routing Descending of the Alling State /li></ul>	179				· ·		
<ul> <li>180. Naclerio, N. et al., Via Minimization for Gridless Layouts, 24th ACM/IEEE Design Automation         Conference, 1987, pp.159-165.</li> <li>181. Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT, 1999, pp. 167-175.</li> <li>182. Nestor, J. A New Look at Hardware Maze Routing, Dress of the Complex FPGAs Via Search-</li> </ul>							
181. Nam, G. et al, Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search- Based Boolean SAT, 1999, pp. 167-175.  182. Nestor, J. A New Look at Hardware Maze Pouting Description (1) 189.	180.	Naclerio, N. et al.	. Via Minimization for Gri	dless Layouts, 24th ACM/IEE	E Design Automation		
182. Nestor, J. A New Look at Hardware Maze Pouting Dragged's City of the	181.		, pp. 100.				
Nestor, J. A New Look at Hardware Maze Routing, Proceedings of the 12 <sup>th</sup> ACM Symposium on Great Lakes Symposium on VLSI, pp 142-147, April 2002.							
1 1 2002.	182.	Nestor, J. A New	Look at Hardware Maze I	Routing, Proceedings of the	12 <sup>lh</sup> ACM Symposium on Great		
		Lakes Symposium	on VLSI, pp 142-147, A	Routing, Proceedings of the pril 2002.	12 <sup>in</sup> ACM Symposium on Great		

Examiner		
Signature	Date	
	Considered	

Translation is attached.

This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentially is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing the burden, should be sent to the Chief Information Officer, U.S. Palent ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

DO NOT SEND FEES OR COMPLETED FORMS TO THIS

<sup>\*</sup>EXAMINER. Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not user of this form with next communication to applicant. \*Applicant's unique citation designation number (optional) \*See Kinds Codes of User Optional See Kinds Codes of Japanese patent documents, the indication of the year of the region of the Emperor must precede the serial number of the patent document. \*Skind of document by Translation is attached.\*

This collection of information is excited to 2000 a page 1.00 page 1.00 page 2.00 page 2.00 page 2.00 page 3.00 p

+

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respon

Substitute for form 1449A/PTO				РТО	Application Number	10/076,121		
. 1	NFO	RMATION D	ISCI	OSURE	Filing Date	2/12/02		
STATEMENT BY APPLICANT		First Named Inventor Steven Teig						
	(use as many shoots as necessary)		Group Art Unit	Do, Thuan				
			ssary)	Examiner Name	2825			
Sneet		12	of	. 13	Attorney Docket Number	SPLX.P0081		
	·		N	ON PATENT LIT	ERATURE DOCUMENT	rs		
	183	. Ng, C., A "Grid! Automation Cor	ess" Va iferenc	eriable-Width Chani e, 1987, pp. 633-63	nel Router for Macro Cell E	Design, 24 <sup>th</sup> ACM/IEEE Design		
	184	Olaverri, A.G. e	t al., O	the Minimum Size	of Visibility Graphs.			
	405	1		. '		•		
	105.	, Overtone, G., E. : Grampian LTD.	DA Und vol. 67	terwriter 2 Finding 5	Space in a Multi-Layer Boa	ard, Electronic Engineering, Morgan-		
		Pocchiola, M., Computing the Visibility Graph via Decude Tria						
	187. Powers, K. et al., The 60° Grid: Routing Channels in Width d/square root 3, VLSI, 1991, Proceedings., First Great Lakes Symposium on Kalamazoo, MI, USA, pp. 214-204, No.							
188. Royle, J. et al., Geometric Compaction in One Dimension 6, 21					March 1991.			
	100	Automation Con	ference	, 1987, pp 140-145		Routing, 24" ACM/IEEE Design		
						CM-IEEE Design Automation		
	190.	Sekiyama, Y. et a	al Tim	ing Oriented Davie	rs for PCB Layout Design	of High-Performance Computers,		
					rid Map, IEEE, 1992, pp. 3			
T	192.	Takashima, Y. et	al, Rou	itability of FPGAs w	ith Extremal Switch-Block	Structures JEICE Trans		
	<ul> <li>192. Takashima, Y. et al, Routability of FPGAs with Extremal Switch-Block Structures. IEICE Trans.</li> <li>193. Teig, S. The X Architecture: Not your Father's Diagonal Wiring, International Workshop on System Level Interconnect Prediction, pp. 33-37. April 2002</li> </ul>							
	194.	nakur, S. et al.,	Algorith	ms for a Switch Mo	dule Routing Problem, 199	94, pp. 265-270.		
	- 1				constrained routing, 11/19	1		
• 1 I	196. 7	ollis, I. Technique	es for V	Viring in Non-Squar	e Grids, pp. 66-69, May 19	989.		
1	197, ι	Jrrutia, J., On the	Numbe	or of Internal and Ev	ternal Vicibility Education	Polygons, Department of CS,		
	L	Iniversity of Ottaw	a, ON,	Canada, February	11, 1997.	olygons, Department of CS,		

Examiner		
Signature	Date	
	Considered	1 .

<sup>\*</sup> EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. \*Applicant's unique citation designation number (optional). \*See Kinds Codes of USPTO Patent Documents at <a href="https://www.usplo.gov">www.usplo.gov</a> or MPEP 901.04. \*Inter Office that issued the document, by the two-letter code (WIPO Standard ST.3). \*For the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. \*Applicant is to place a check mark here if English languages.

Translation is attached.

This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any commonlis and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Based on PTO/SB/08 a & b (05-03)
Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of

Substitute for form 1449A/PTO				· o	Application Number	10/076,121
IN	FO	RMATION	DISCLO	SIIDE	Filing Date	2/12/02
ST	ΓΑΤ	EMENT B	Y APPLI	CANT	First Named Inventor	Steven Teig
(use as many sheets as necessary)				Group Art Unit	Do, Thuan	
			ary)	Examiner Name	2825	
Sheet		13	of	13	Attorney Docket Number	SPLX.P0081
			NC	N PATENT	LITERATURE DOCUMENTS	
	198.	Wang, D., No Automation (	ovel Routing	Schemes for 1991, pp.49-	IC Layout Part I: Two Laws Of	annel Routing, 28th ACM/IEEE
	199.	Yan et al., The Design Autor	nree-Layer E	Bubble-Sorting	Based Non-Manhattan Channe	
	200.	Design Automation of Electronic Systems, Vol. 5, No. 3, July 2000, pp.726-734.  Zhou, H. et al., An Optimal Algorithm for River Routing with Crosstalk Constraints, 1996				
. 2	201.	Zhou, H. et a	l., Optimal F	River Routing	with Crosstalk Constraints, ACM 3, No. 3, July 1998, pp. 496-514	Transactions on Design

Examiner		
Signature	Date	
	Considered	

Translation is attached.

This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentially is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete. Including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the Individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing the burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450.

DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). See Kinds Codes of USPTO Patent Documents at <a href="https://www.usplo.gov">www.usplo.gov</a> or MPEP 901 04. Senter Office that issued the document, by the two-letter code (WIPO Standard ST.3). For the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. Applicant is to place a check mark here if English language

15/20

 Serial No.:
 10/076,121
 Atty/Secty:
 MA/ES

 Filing Date:
 2/12/02
 Date Mailed:
 3/24/2604

 Atty Docket:
 SPLX.P0081
 Date Mailed:
 3/24/2604

#### TITLE: Method and Apparatus for Generating Multi-Layer Routes

The following has been received by the U.S. Patent & Trademark Office on the date stamped hereon:

1. Transmitt 4 Form

2. Information Disclosure Statement (2 pages)

Form PTO-1449 (13 pages)
 (201) cited references

Credit Card Payment Form



Based on PTO/SB/08 a & b (05-03) Approved for use through 05/31/2003, 'OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

	Substitute for form	1449A/F	TO	Application Number	10/076,121
			. •	Filing Date	2/12/2002
	RMATION DI			First Named Inventor	Steven Teig
SIA	I EIVIEN I DT	APPL	LICANI	Group Art Unit	2825
(u	se as many sheets	as neçe:	ssary)	Examiner Name	Do, Thuan
Sheet	1	of	4	Attorney Docket Number	SPLX.P0081

				TED U.S. PATENT	APPLICATION	ONS	
Examiner*	Cite No.1		Patent ication Attorney	Name of Patentee or Applicant	Date of Filing	Related Application Data	
traudis	INO.	Number	Docket Number	of Cited Document			
	1.	10/066,060	SPLX.P0072	Steven Teig	01-31-2002	Application with similar, but not identical, specification and drawings as the present application.	
i	2.	10/066,160	SPLX.P0073	Steven Teig et al.	01-31-2002	Application with similar, but not identical, specification and drawings as the present application.	
	3.	10/066,095	SPLX.P0074	Steven Teig et al.	01-31-2002	Application with similar, but not identical, specification and drawings as the present application.	
	4.	10/066,047	SPLX.P0078	Steven Teig et al.	01-31-2002	Application with similar, but not identical, specification and drawings as the present application.	
	5.	10/061,641	SPLX.P0079	Steven Teig et al.	01-31-2002	Application with similar, but not identical, specification and drawings as the present application.	
	6.	10/066,094	SPLX:P0080	Steven Teig et al.	01-31-2002	Application with similar, but not identical, specification and drawings as the present application.	
	7.	10/062,995	SPLX.P0105	Steven Teig et al.	01-31-2002	Application with similar, but not identical, specification and drawings as the present application.	
	8.	10/066,102	SPLX.P0106	Steven Teig	01-31-2002	Application with similar, but not identical, specification and drawings as the present application.	
:	9.	10/066,187	SPLX.P0133	Steven Teig et al.	01-31-2002	Application with similar, but not identical, specification and drawings as the present application.	
	10.	10/228,736	CDN.P0001	Steven Teig	08-26-2002	CIP of the present application	
	11.	10/229,311	CDN.P0002	Steven Teig	08-26-2002	CIP of the present application	
	12.	10/229,108	CDN.P0003	Steven Teig	08-26-2002	CIP of the present application	
	13.	10/215,563	CDN.P0004	Steven Teig	08-09-2002	CIP of the present application	
	14.	10/215,896	CDN.P0005	Steven Teig	08-09-2002	CIP of the present application	

r <del></del>	: Date		
Examiner :	; Date	1	
	Considered	1	
Signature	Considered		

Transitation is anactivan.

This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments and trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

<sup>\*</sup> EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. "Applicant's unique citation designation number (optional). "See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. "Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). "For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document." "Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible." "Applicant is to place a check mark here it English language".

Based on PTO/SB/08 a & 5 (05-03)
Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid CMB control number

	Substitute for form	1449A/F	TO	Application Number	10/076,121
	4		2	Filing Date	2/12/2002
	ORMATION DI ATEMENT BY			First Named Inventor	Steven Teig
31/	ALCINEIAL DI	AFFL	ICAN I	Group Art Unit	2825
	(use as many sheets a	es nece:	ssary)	Examiner Name	Do, Thuan
Sheet	2	of	4	Attorney Docket Number	SPLX.P0081

			RELA	TED U.S. PATE	NT APPLICATION	ONS
<del></del>	15.	10/219,675	CDN.P0006	Steven Teig	08-14-2002	CIP of the present application
	16.	10/219,608	CDN.P0007	Steven Teig	08-14-2002	CIP of the present application
}	17.	10/233,202	CDN.P0008	Steven Teig	08-28-2002	CIP of the present application.
	18.	10/229,196	CDN.P0009	Steven Teig	08-26-2002	CIP of the present application.
	19.	10/288,870	CDN.P0010	Steven Teig	11-06-2002	Continuation of the present application.
	20.	10/219,923	CDN.P0011	Steven Teig	08-14-2002	CIP of the present application
<del></del>	21.	10/286,254	CDN.P0012	Steven Teig	10-31-2002	CIP of the present application
ł	22.	10/219,706	CDN.P0013	Steven Teig	08-14-2002	CIP of the present application
	23.	10/231,423	CDN.P0014	Steven Teig	08-28-2002	CIP of the present application
<u> </u>	. 24.	10/230,503	CDN.P0015	Steven Teig	08-28-2002	CIP of the present application
	25.	10/222,088	CDN P0016	Steven Teig	08-14-2002	CIP of the present application
	26.	10/228,679	CDN.P0017	Steven Teig	08-26-2002	CIP of the present application
	27.	10/229,202	CDN.P0018	Steven Teig	08-26-2002	CIP of the present application
1	28.	10/229,170	CDN.P0019	Steven Teig	08-26-2002	CIP of the present application
}	29.	10/286,630	CDN.P0020	Steven Teig	10-31-2002	CIP of the present application
ļ	30.	10/230,504	CDN.P0021	Steven Teig	08-28-2002	CIP of the present application
	31.	10/215,923	CDN.P0022	Steven Teig	08-09-2002	Application that describes alternative path search technology to the path search technology described in the present application.
	32.	10/226,483	CDN.P0023	Steven Teig	08-23-2002	Application that describes alternative path search technology to the path search technology described in the present application.
	33.	10/226,774	CDN.P0024	Steven Teig	08-23-2002	Application that describes alternative path search technology to the path search technology described in the present application.
	34.	10/232,795	CDN.P0025	Steven Teig	08-28-2002	Application that describes alternative path search technology to the path search

Examiner		Date	i .	
Signature	•	Considered	1 ·	

<sup>\*</sup>EXAMINER. Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered, include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). Sou Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gox">www.uspto.gox</a> or MPEP 901.04. Enter Office that issued the document, by the two-letter code (WIPO Standard ST 3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. Applicant is to place a check mark here if English language Translation is attached.

Translation is attached.

This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete. including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing the burden, should be sent to the Chief Information Officer, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Based on PTQ/\$B/08 a & b (05-03)
Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

	Substitute for form 1449A/PTO			Application Number	10/076,121
			•	Filing Date	2/12/2002
1	INFORMATION DISCLOSURE STATEMENT BY APPLICANT			First Named Inventor	Steven Teig
SIA	I ENIENI DI	MFFL	JUAN	Group Art Unit	2825
, (u	se as many sheets a	as nece:	ssary)	Examiner Name	Do, Thuan
Sheet	3	of	4	Attomey Docket Number	SPLX.P0081

			RELA	TED U.S. PATEN	APPLICATION OF APPLICATION	
	T					technology described in the present application.
	35.	10/231,369	CDN.P0026	Steven Teig	08-28-2002	Application that describes alternative path search technology to the path search technology described in the present application.
	36.	10/233,312	CDN.P0027	Steven Teig	08-28-2002	Application that describes alternative path search technology to the path search technology described in the present application.
	37.	10/227,016	CDN.P0028	Steven Teig	08-23-2002	Application that describes alternative path search technology to the path search technology described in the present application.
  -  -	38.	10/226,482	CDN.P0029	Steven Teig	08-23-2002	Application that describes alternative path search technology to the path search technology described in the present application.
	39.	10/285,844	CDN.P0030	Steven Teig	10-31-2002	Application that describes alternative path search technology to the path search technology described in the present application.
	40.	10/286,253	CDN.P0031	Steven Teig	10-31-2002	Application that describes alternative path search technology to the path search technology described in the present application.
	41.	10/288,033.	CDN.P0032	Steven Teig	11-05-2002	Application that describes alternative path search technology to the path search technology described in the present application.
	42.	10/335,179	CDN.P0033	Steven Teig	12-31-2002	Application that describes alternative path search technology to the path search technology described in the present application.
	43.	10/285,758	CDN.P0035	Steven Teig	10-31-2002	Application that describes alternative path search technology to the path search technology described in the present application.

		Date	(
Examiner		Date	•
	•	Considered	
Signature		Considered	

Translation is attached.
This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form anid/or suggestions for roducing the burden, should be sent to the Chief Information Officer, U.S. Palent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Oraw time through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. \*I Applicant's unique citation designation number (optional). \*See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901 04. \*Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). \*For Japaniese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. \*Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. \*Applicant is to place a check mark here if English language Translation is attached.

Based on PTO/SB/08 a & b (05-03) Approved for use through 05/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

	Substitute for fo	orm 1449A/PT	0	Application Number	10/076,121
	RMATION		,	Filing Date	2/12/2002
STAT	EMENT B	Y APPLI	CANT	First Named Inventor	Steven Teig
lus	e as many sh <del>o</del> e	ets as nonces	1	Group Art Unit	2825
		213 B3 1/6C6325		Examiner Name	Do, Thuan
Sheet	4	of	4	Attorney Docket Number	SPLX.P0081

·		<del>                                     </del>	RELA	ATED U.S. PATEN	T APPLICAT	IONS
<del> ',</del>	44.	10/286,598	CDN.P0036	Steven Teig	10-31-2002	technology described in the present
	45.	10/286,584	CDN.P0037	Steven Teig	10-31-2002	application.  Application that describes alternative pat search technology to the path search technology described in the present application.
	46.	10/335,074	CDN.P0066	Steven Teig et al.	12-31-2002	Application that describes alternative path search technology to the path search technology described in the present application.
	47.	10/334,665	CDN.P0067	Steven Teig et al.	12-31-2002	Application that describes alternative path search technology to the path search technology described in the present application.
	48.	10/335,243	CDN.P0068	Steven Teig et al.	12-31-2002	Application that describes alternative path search technology to the path search technology described in the present application.
<del></del>	49.	10/335,062	CDN.P0069	Steven Teig	12-31-2002	Application that describes alternative path search technology to the path search technology described in the present application.

Examiner	
Signature	Date
*EXAMINED Initial if a face	Considered

Translation is attached.
This collection of information is required by 37CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USFTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USFTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing the burden, should be sent to the Chief Information Officer, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450.

DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

<sup>\*</sup>EXAMINER Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw tine through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. \*Applicant's unique citation designation number (optional) \*\*See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. \*\*Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). \*For Japanese patent documents, the indication of the year of the reign of the Empiror must precede the senal number of the patent document. \*Kind of document by Translation is attached.\*\*

Translation is attached.\*\*

\*Applicant is to place a check mark here if English language.\*\*

 Serial No.:
 10/076,121
 Atty/Secty.
 MA/ES

 Filing Date:
 2/12/02
 Date Mailed:
 V24/2004

 Atty Docket:
 SPLX.P0081

 Applicant(s):
 Steven Teig

#### TITLE: Method and Apparatus for Generating Multi-Layer Routes

The following has been received by the U.S. Patent & Trademark Office on the date stamped hereon:

- 1. Transmitt: Form
- 2. Information Disclosure Statement (2 pages)
- 3. Form PTO-1449 (4 pages)
- 1. (49) cited references
- 5. Credit Card Payment Form

